

The diagram shows a system 100 with the following components and connections:

- Input Section (102)**: Receives **RIGHT ANALOG INPUT**, **LEFT ANALOG INPUT**, and **B-ISDN** signals.
- Memory Section (103)**: Connected to the Input Section (102) and the VME BUS (105).
- VME BUS (105)**: A central bus connecting the Memory Section (103), the Output Section (104), and the Memory Card (101).
- Output Section (104)**: Receives data from the VME BUS (105) and is connected to the Memory Card (101).
- Memory Card (101)**: A dashed box representing a removable storage component connected to the Output Section (104) and the VME BUS (105).

FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6






FIG. 8





FIG. 9



0986360-06201
"02290" 8929860

FIG.12




FIG. 13





FIG. 14



09886360 062101 102290 09298860

FIG.15




FIG.16




FIG.17




FIG.18




FIG.19




FIG. 20




FIG. 21




FIG. 22




FIG. 23

FIG. 23




FIG. 24





FIG. 25






FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33





FIG. 34



[illegible][illegible]

FIG. 38




FIG. 39





FIG. 40



0966366-06200
FIG. 41

FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51




FIG. 52




FIG. 53




FIG. 54




FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 59




FIG. 60




FIG. 61





FIG. 62



T02290" 89E9B860

FIG. 63




FIG. 64




FIG.65

PIN	NAME	I/O	FUNCTION	PIN	NAME	I/O	FUNCTION
1	GND			35	GND		
2	D3	I/O		36	CD1	O	CARD DETECTION
3	D4	I/O		37	D11	I/O	
4	D5	I/O		38	D12	I/O	
5	D6	I/O		39	D13	I/O	
6	D7	I/O		40	D14	I/O	
7	$\overline{CE1}$	I	CARD ENABLE	41	$\overline{D15}$	I/O	
8	A10	I		42	$\overline{CE2}$	I	CARD ENABLE
9	\overline{OE}	I	OUTPUT ENABLE	43	\overline{RFSH}	I	REFRESH (FOR PSRAM)
10	A11	I		44	RFU	NC	RESERVE
11	A9	I		45	RFU	NC	RESERVE
12	A8	I		46	A17	I	
13	A13	I		47	A18	I	
14	A14	I		48	A19	I	
15	$\overline{WE}/\overline{PGM}$	I	WRITE ENABLE	49	A20	I	
16	$\overline{RDY}/\overline{BSY}$	O	\overline{RDY} \overline{BSY} (EEPROM)	50	A21	I	
17	VCC			51	VCC		
18	VPP1		PROGRAM POWER (EVEN-NUMBERED BYTES)	52	VPP2		PROGRAM POWER (ODD-NUMBERED BYTES)
19	A16	I		53	A22	I	
20	A15	I		54	A23	I	
21	A12	I		55	A24	I	
22	A7	I		56	A25	I	
23	A6	I		57	RFU	NC	RESERVE
24	A5	I		58	RFU	NC	RESERVE
25	A4	I		59	RFU	NC	RESERVE
26	A3	I		60	RFU	NC	RESERVE
27	A2	I		61	\overline{REG}	I	ATTRIBUTE MEMORY SELECTION
28	A1	I		62	BVD2	O	BATTERY VOLTAGE DETECTION
29	A0	I		63	BVD1	O	
30	D0	I/O		64	D8	I/O	
31	D1	I/O		65	D9	I/O	
32	D2	I/O		66	D10	I/O	
33	WP	O	WRITE PROTECT	67	$\overline{CD2}$	O	CARD DETECTION
34	GND			68	GND		

FIG. 66

ITEM	SIGNAL	MEMORY CARD	SYSTEM	MEMORY CARD OUTPUT FORMAT
CONTROL SIGNAL	$\overline{CE1}$ $\overline{CE2}$ \overline{REG}	PULL UP TO VCC $R \geq 10K\Omega$	—	—
	\overline{OE} \overline{WE}/PGM	PULL UP TO VCC $R \geq 10K\Omega$, OR NO RESISTANCE	—	—
	$\overline{RDY}/\overline{BSY}$	—	PULL UP	NOT DETERMINED
	\overline{RFSH}	NC	—	—
ADDRESS	A0-A25	PULL DOWN TO GND $R \geq 100K\Omega$, OR NO RESISTANCE	—	—
DATA BUS	DO-D15	PULL DOWN TO GND $R \geq 100K\Omega$, OR NO RESISTANCE	—	THREE-STATE
CARD DETECTION	$\overline{CD1}$ $\overline{CD2}$	CONNECT CARD GND	PULL UP	CONNECT TO GND IN MEMORY CARD
WRITE PROTECTION	WP	—	—	"H" OR "L"
BATTERY VOLTAGE DETECTION	BVD1 BVD2	—	PULL UP	"H" OR "L"
RESERVE PIN	RFU	NC	NC	

FIG. 67




FIG. 68




FIG. 69

